You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output.
Click here to find out more.
Timeline
Mendeley readers
Chapter title |
Design of Speed and Area Efficient Non Linear Carry Select Adder (NLCSLA) Architecture Using XOR Less Adder Module
|
---|---|
Chapter number | 7 |
Book title |
Advances in Signal Processing, Embedded Systems and IoT
|
Published by |
Springer, Singapore, January 2023
|
DOI | 10.1007/978-981-19-8865-3_7 |
Book ISBNs |
978-9-81-198864-6, 978-9-81-198865-3
|
Authors |
Ykuntam, Yamini Devi, Penumutchi, Bujjibabu, Gubbala, Srilakshmi |
Mendeley readers
The data shown below were compiled from readership statistics for 1 Mendeley reader of this research output. Click here to see the associated Mendeley record.
Geographical breakdown
Country | Count | As % |
---|---|---|
Unknown | 1 | 100% |
Demographic breakdown
Readers by professional status | Count | As % |
---|---|---|
Unspecified | 1 | 100% |
Readers by discipline | Count | As % |
---|---|---|
Unspecified | 1 | 100% |