You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output.
Click here to find out more.
Timeline
Mendeley readers
| Chapter title |
System Verilog Assertions
|
|---|---|
| Chapter number | 2 |
| Book title |
SystemVerilog Assertions and Functional Coverage
|
| Published by |
Springer, New York, NY, January 2014
|
| DOI | 10.1007/978-1-4614-7324-4_2 |
| Book ISBNs |
978-1-4614-7323-7, 978-1-4614-7324-4
|
| Authors |
Ashok B. Mehta |
Mendeley readers
The data shown below were compiled from readership statistics for 5 Mendeley readers of this research output. Click here to see the associated Mendeley record.
Geographical breakdown
| Country | Count | As % |
|---|---|---|
| Unknown | 5 | 100% |
Demographic breakdown
| Readers by professional status | Count | As % |
|---|---|---|
| Student > Ph. D. Student | 1 | 20% |
| Researcher | 1 | 20% |
| Student > Master | 1 | 20% |
| Unknown | 2 | 40% |
| Readers by discipline | Count | As % |
|---|---|---|
| Engineering | 2 | 40% |
| Computer Science | 1 | 20% |
| Unknown | 2 | 40% |